




140



**Fig. 1**




**Fig. 2**



**Fig. 3**

Fig. 4




400


ADDRESS [31:0]

410


420



**Fig. 5**



**Fig. 6**



**Fig. 7**




Fig. 8

700

880 — Mask[7] Mask[6] Mask[5] Mask[4] Mask[3]Mask[2] Mask[1] Mask[0]

910




Fig. 9

1000



| Iteration<br><u>1002</u> | Enable[7:0]<br><u>1004</u> | Mask[7:0]<br><u>1006</u> | gates 802H-802A<br><u>1008</u> | gates 804G-804A<br><u>1010</u> | signal[2:0] 830<br><u>1012</u> |
|--------------------------|----------------------------|--------------------------|--------------------------------|--------------------------------|--------------------------------|
| 0                        | 1111111                    | 01101000                 | 01101000                       | 00001000                       | 011                            |
| 1                        | 11110000                   | 01101000                 | 01100000                       | 00100000                       | 101                            |
| 2                        | 11000000                   | 01101000                 | 01000000                       | 01000000                       | 110                            |

**Fig. 10**